

Dynamically Scheduled Instruction Processing: Tomasulo

Problems?

- How do we prevent WAR and WAW hazards?
- How do we deal with variable latency?

Instruction	Clock Cycle Number																
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LD F6,34(R2)	IF	ID	EX	MEM	WB												
LD F2,45(R3)		IF	ID	EX	MEM	WB											
MULTD F0,F2,F4			IF	ID	stall	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	MEM	WB
SUBD F8,F6,F2				IF	ID	A1	A2	MEM	WB								
DIVD F10,F0,F6					IF	ID	stall	stall	stall	stall	stall	stall	stall	stall	stall	D1	D2
ADDD F6,F8,F2						IF	ID	A1	A2	MEM	WB						

RAW

WAR

What do registers offer?

- **Short, absolute name for a recently computed (or frequently used) value**
- **Fast, high bandwidth storage in the data path**
- **Means of broadcasting a computed value to set of instructions that use the value**


Broadcasting result value

- **Series of instructions issued and waiting for value to be produced by logically preceding instruction.**
- **CDC6600 has each come back and read the value once it is placed in register file**
- **Alternative: broadcast value and reg # to all the waiting instructions**

Tomasulo Algorithm vs. Scoreboard

- Control & buffers distributed with Function Units (FU) vs. centralized in scoreboard;
 - FU buffers called “reservation stations”; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations (RS); called register renaming ;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so it can do optimizations compilers can't
- Results to FU from RS, not through registers. Over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well

The basic structure of a MIPS floating-point unit using Tomasulo's algorithm



Load and store buffer

- Load buffer

- Hold the components of the **effective address** until it is computed
- Track **outstanding loads** that are **waiting on the memory**
- Hold the **results** of completed loads

- Store buffer

- Hold the components of the **effective address** until it is computed
- Hold the **destination memory addresses** of **outstanding stores** that are **waiting for data value** to store
- Hold the **address** and **value** to store **until the memory unit is available**

Three Stages of Tomasulo Algorithm

Each stage could take an arbitrary number of clock cycles.

1. Issue stage—get instruction from FP Op Queue

- FIFO order to ensure the correct data flow
- If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).
- If no empty reservation: structural hazard, stall until a station or buffer is freed
- if operands are not in the registers, keep track of the functional units that will produce the operands.
- Eliminate WAR and WAW hazards

Execution Stage of Tomasulo Algorithm

2. Execution—operate on operands (EX)

- If **both operands ready** then execute;
- if not ready, watch **Common Data Bus** for result
(Resolve RAW)
- several instructions could become ready **in the same clock cycle**
- **independent functional units** could begin execution in the same clock cycle for different instructions
- if more than one instruction is waiting for **a single functional unit**, the unit will choose among them.

Write result Stage of Tomasulo Algorithm

3. Write result —finish execution (WB)

Write on Common Data Bus to all awaiting units;
mark reservation station available

- Normal data bus: data + destination (“go to” bus)
- Common data bus: data + source (“come from” bus)
 - 64 bits of data + 4 bits of Functional Unit source address
 - Write if matches expected Functional Unit (produces result)
 - Does the broadcast

Reservation Station : Seven Fields

Op: Operation to perform in the unit

Vj, Vk: **Value** of Source operands

–Store buffers has V field, result to be stored

Qj, Qk: Reservation stations producing source registers (source registers to be written by other instructions)

–Note: Qj, Qk=0 indicates source is already in Vj or Vk (or is unnecessary)

Busy: Indicates reservation station or FU is busy

A: Hold information for **memory address calculation for a load store**

- initially: immediate field of the instruction
- after address calculation: effective address

Register result status: one field Q_i

- Indicates the number of the reservation station (which functional unit) will write the register, if one exists.
- Blank when no pending instructions that will write that register.

Load and store buffers each have a field : A

- **Holds the result of the effective address once the first step of execution has been completed**

Notations

- **r** : Reservation Station or buffer that the instruction is assigned to
- **rs, rt** : source register number
- **rd** : destination register number
- **RS** : Reservation Station
- **RegStat** : Register status data structure
- **Regs** : Register file

Tomasulo's Algorithm: The Details

Instruction state	Wait until	Action/bookkeeping
Issue ALU operation	Reservation Station r empty	if (RegStat[rs].Qi $\neq$ 0) {RS[r].Qj $\leftarrow$ RegStat[rs].Qi} else { RS[r].Vj $\leftarrow$ Regs[rs]; RS[r].Qj $\leftarrow$ 0} if (RegStat[rt].Qi $\neq$ 0) {RS[r].Qk $\leftarrow$ RegStat[rt].Qi} else { RS[r].Vk $\leftarrow$ Regs[rt]; RS[r].Qk $\leftarrow$ 0} RS[r].busy $\leftarrow$ yes; RegStat[rd].Qi $\leftarrow$ r;
Issue Load or store	Buffer r empty	if (RegStat[rs].Qi $\neq$ 0) {RS[r].Qj $\leftarrow$ RegStat[rs].Qi} else { RS[r].Vj $\leftarrow$ Regs[rs]; RS[r].Qj $\leftarrow$ 0} RS[r].A $\leftarrow$ imm; RS[r].busy $\leftarrow$ yes; RegStat[rt].Qi $\leftarrow$ r; // for load only If (RegStat[rt].Qi $\neq$ 0) // for store only {RS[r].Qk $\leftarrow$ RegStat[rt].Qi Else {RS[r].Vk $\leftarrow$ Regs[rt]; RS[r].Qk $\leftarrow$ 0 }

Tomasulo's Algorithm: The Details

Instruction state	Wait until	Action/bookkeeping
Execute ALU operation	$RS[r].Q_j=0$ and $RS[r].Q_k=0$	Compute result: operands are in V_j and V_k
Execute Load-store step 1	$RS[r].Q_j=0$ & r is head of load-store queue	$RS[r].A \leftarrow RS[r].V_j + RS[r].A;$
Execute Load step 2	Load step1 complete	Read from $Mem[RS[r].A]$

Tomasulo's Algorithm: The Details

Instruction state	Wait until	Action/bookkeeping
Write Result ALU operation or load	Execution complete at r & CDB available	$\forall x (\text{if}(\text{RegStat}[x].Q_i=r))$ $\{ \text{Regs}[x] \leftarrow \text{result} ; \text{RegStat}[x].Q_i \leftarrow 0 \}$ $\forall x (\text{if}(\text{RS}[x].Q_j=r))$ $\{ \text{RS}[x].V_j \leftarrow \text{result} ; \text{RS}[x].Q_j \leftarrow 0 \}$ $\forall x (\text{if}(\text{RS}[x].Q_k=r))$ $\{ \text{RS}[x].V_k \leftarrow \text{result} ; \text{RS}[x].Q_k \leftarrow 0 \}$ $\text{RS}[r].\text{busy} \leftarrow \text{no};$
Write Result Store	Execution complete at r & $\text{RS}[r].Q_k=0$	$\text{Mem}[\text{RS}[r].A] \leftarrow \text{RS}[r].V_k;$ $\text{RS}[r].\text{busy} \leftarrow \text{no};$

Tomasulo Example

Instruction status:

<i>Instruction status:</i>				<i>Exec</i>	<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy Address
LD	F6	34+	R2			Load1	No
LD	F2	45+	R3			Load2	No
MULTD	F0	F2	F4			Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

<i>on Stations:</i>				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock		$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$	...	$F30$
0	FU									

Tomasulo Example Cycle 1

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp	Result
LD	F6	34+	R2	1			
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

	Busy	Address
Load1	Yes	34+R2
Load2	No	
Load3	No	

Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1				Load1					

Tomasulo Example Cycle 2

Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1		Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4			Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock	2	FU								
			Load2		Load1					

Tomasulo Example Cycle 3

Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4	3		Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

				S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD		R(F4)	Load2	
	Mult2	No					

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU	Mult1	Load2		Load1				

- Note: registers names are removed ("renamed") in Reservation Stations;
- Load1 completing; what is waiting for Load1?

Tomasulo Example Cycle 4

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4		Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

Time	Name	Busy	Op	S1 S2 RS RS			
				Vj	Vk	Qj	Qk
Add1		Yes	SUBD	M(A1)			Load2
Add2		No					
Add3		No					
Mult1		Yes	MULTD		R(F4)		Load2
Mult2		No					

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU								
	Mult1	Load2		M(A1)	Add1				

- Load2 completing; what is waiting for Load2?

Tomasulo Example Cycle 5

Instruction status:

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i>		<i>S2</i>		<i>RS</i>	
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>RS</i>	
2	Add1	Yes	SUBD	M(A1)	M(A2)				
	Add2	No							
	Add3	No							
10	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5	FU								
	Mult1	M(A2)		M(A1)	Add1	Mult2			

Tomasulo Example Cycle 6

Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6			

Reservation Stations:

				S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU								
	Mult1	M(A2)		Add2	Add1	Mult2			

Tomasulo Example Cycle 7

Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7		
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6			

Reservation Stations:

				S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU								
	Mult1	M(A2)		Add2	Add1	Mult2			

- Add1 completing; what is waiting for it?

Tomasulo Example Cycle 8

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6			

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i>		<i>S2</i>		<i>RS</i>	
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>RS</i>	
	Add1	No							
2	Add2	Yes	ADDD	(M-M)	M(A2)				
	Add3	No							
7	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8	<i>FU</i>	Mult1	M(A2)		Add2	(M-M)	Mult2			

Tomasulo Example Cycle 11

Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

				S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
4	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU								
	Mult1	M(A2)		(M-M+M	(M-M)	Mult2			

- Write result of ADDD here vs. scoreboard?
- All quick instructions complete in this cycle!

Tomasulo Example Cycle 15

Instruction status:

<i>Instruction status:</i>				<i>Exec</i>	<i>Write</i>			
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy Address	
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15		Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

on Stations:				S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock		$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$	...	$F30$
15	FU	Mult1	M(A2)		(M-M+M	(M-M)	Mult2			

Tomasulo Example Cycle 16

Instruction status:

Instruction		<i>j</i>	<i>k</i>	Exec Write			Busy	Address
				Issue	Comp	Result		
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	S1 S2 RS RS			
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	F0 F2 F4 F6 F8 F10 F12 ... F30										
	FU M*F4 M(A2) (M-M+M (M-M) Mult2										

16

**Faster than light computation
(skip a couple of cycles)**

Tomasulo Example Cycle 55

Instruction status:

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec</i>	<i>Write</i>			
				<i>Comp</i>	<i>Result</i>		Busy Address	
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

on Stations:				S1	S2	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock		$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12$	...	$F30$
55	FU	M*F4	M(A2)		(M-M+M	(M-M)	Mult2			

Tomasulo Example Cycle 56

Instruction status:

Instruction		<i>j</i>	<i>k</i>	<i>Exec Write</i>				<i>Busy</i>	<i>Address</i>
				<i>Issue</i>	<i>Comp</i>	<i>Result</i>			
LD	F6	34+	R2	1	3	4	Load1	No	
LD	F2	45+	R3	2	4	5	Load2	No	
MULTD	F0	F2	F4	3	15	16	Load3	No	
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5	56				
ADDD	F6	F8	F2	6	10	11			

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>				
				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock											
	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>		
56	FU										
	M*F4	M(A2)		(M-M+M	(M-M)	Mult2					

- Mult2 is completing; what is waiting for it?

Tomasulo Example Cycle 57

Instruction status:

				Issue	Exec	Write		
Instruction		<i>j</i>	<i>k</i>		Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56	57		
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> Vj	<i>S2</i> Vk	<i>RS</i> Qj	<i>RS</i> Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU	M*F4	M(A2)		(M-M+M	(M-M)	Result		

- Once again: In-order issue, out-of-order execution and completion.

Compare to Scoreboard Cycle 62

Instruction status:

				<i>Read Exec Write</i>				<i>Exec Write</i>			
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>Oper</i>	<i>Comp</i>	<i>Result</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4	1	3	4	
LD	F2	45+	R3	5	6	7	8	2	4	5	
MULTD	F0	F2	F4	6	9	19	20	3	15	16	
SUBD	F8	F6	F2	7	9	11	12	4	7	8	
DIVD	F10	F0	F6	8	21	61	62	5	56	57	
ADDD	F6	F8	F2	13	14	16	22	6	10	11	

Why is Tomasulo's scheme widely adopted in multiple-issue processors after 1990s

- Achieving high performance **without requiring the compiler** to target code to **a specific pipeline structure**.
- With the presence of **cache**, the delays are unpredictable (miss). Out-of-order execution allows the processors to continue executing instructions while awaiting the completion of a cache miss (**hiding cache miss penalty**).
- Processors becoming **more aggressive in issue capability** demands register renaming and dynamic scheduling.
- Dynamic scheduling is a key component of speculation, it was **adopted along with hardware speculation** in the mid-1990s.

Hardware-Based Speculation

- Speculation: **fetch, issue, and execute instructions as if the branch predictions were always correct**
- **key ideas of Hardware-based speculation**
 - Dynamic branch prediction
 - Allow execution of instructions before the control dependences are resolved
 - Dynamic scheduling of different combinations of basic blocks
- Perform update that cannot be undone only when the instruction is **no longer speculative**
 - Update the register file or memory: **instruction commit**
- **Execute out of order but commit in order**

Hardware-Based Speculation

- Allow instruction to execute out of order but commit in order
- **Separate execution complete from instruction commit**
- Require additional hardware buffers (Reorder buffer, ROB) : hold the results (**finished execution but have not committed**)
- Tomasulo's algorithm with speculation
 - 4 steps
 - Issue, execute, write result, commit

Differences between Tomasulo's algorithm with and without speculation

- **Without speculation**
 - **Only partially overlaps basic blocks** because it requires that a branch to be resolved before actually executing any instructions in the successor basic block
 - Once an instruction writes its result, **any subsequently issued instructions will find the result in the register file**
- **With speculation**
 - **Dynamic scheduling of different combinations of basic blocks**
 - **The register file is not updated until the instruction commits**
 - **integrate the function of store buffer into ROB**

Four steps of hardware-based speculation

1. Issue

- Get the instruction from the instruction queue
- Issue if there is an **empty reservation and empty slot in ROB (stall if no empty entry)**
- Send the operands to reservation station if they are available
- Update the control entries
- The number of the ROB entry allocated for the result is also sent to the reservation station

2. Execute

- If one or more **operands is not yet available, monitor the CDB**
- When both operands are available at a reservation station, execute the operation **(eliminate RAW)**

Four steps of hardware-based speculation

3. Write result

- When the result is available, write it on the CDB , any reservation stations waiting for this result, and from the CDB to ROB

4. Commit

- **Branch with an incorrect prediction:** the speculation is wrong, so the ROB is flushed and the execution is restarted at the correct successor of the branch
(if the branch is correctly predicted, the branch is finished)
- **Store:** when an instruction reaches the head of ROB, update the memory with the result and removes the instruction from the ROB
- **Any other instruction:** when an instruction reaches the head of ROB, update the register with the result and removes the instruction from the ROB

Reorder Buffer

